## WHAT IS CLAIMED IS:

- A semiconductor device, comprising:
- a doped buried layer located over a doped substrate; 2
- a doped epitaxial layer located over the doped buried layer; 3
- a first doped lattice matching layer located between the doped 4
- 5 substrate and the doped buried layer; and

ļ. 

2

3

5

- 6 a second doped lattice matching layer located between the doped buried layer and the doped epitaxial layer. 7
  - The semiconductor device as recited in Claim 1 wherein 2. dopant concentrations of the first and second doped lattice matching layers are each less than a dopant concentration of the doped buried layer.
- 2 3 4 The semiconductor device as recited in Claim 2 wherein a dopant concentration of the doped substrate is less than the dopant concentration of the first doped lattice matching layer and a dopant concentration of the doped epitaxial layer is less than the dopant concentration of the second doped lattice matching layer.
  - The semiconductor device as recited in Claim 2 further 4. including a third doped lattice matching layer located between the

- 3 first doped lattice matching layer and the doped buried layer and
- 4 a fourth doped lattice matching layer located between the second
- 5 doped lattice matching layer and the doped buried layer.
- dopant concentration of the third doped lattice matching layer is
  more than the dopant concentration of the first doped lattice
  matching layer and a dopant concentration of the fourth doped
  lattice matching layer is more than the dopant concentration of the
  second doped lattice matching layer.

  6. The semiconductor device as recited in Claim 3 wherein
  the dopant concentration of the doped substrate ranges from about
  - the dopant concentration of the doped substrate ranges from about 1E14 atoms/cm³ to about 1E15 atoms/cm³, the dopant concentrations of the doped buried layer ranges from about 1E19 atoms/cm³ to about 1E20 atoms/cm³, and the dopant concentration of each of the first and second doped lattice matching layers ranges from about 1E15 atoms/cm³ to about 1E15 atoms/cm³ to about 1E19 atoms/cm³.

7

2

3

4

7. The semiconductor device as recited in Claim 1 wherein the first and second doped lattice matching layers each include a dopant gradient wherein a dopant concentration of each of the dopant gradients is greater adjacent the doped buried layer.

- 8. A method of manufacturing a semiconductor device, comprising:
- forming a first doped lattice matching layer over a doped substrate;
- 5 creating a doped buried layer over the first doped lattice 6 matching layer;
- producing a second doped lattice matching layer over the doped
  buried layer; and
- 9 placing a doped epitaxial layer over the second doped lattice 10 matching layer.

The the trace that

ŢĢ

2 4

3 ≡

4 %

2

3

- 9. The method as recited in Claim 8 wherein forming and producing includes forming and producing first and second doped lattice matching layers each having a dopant concentration less than a dopant concentration of the doped buried layer.
- 10. The method as recited in Claim 9 wherein a dopant concentration of the doped substrate is less than the dopant concentration of the first doped lattice matching layer and a dopant concentration of the doped epitaxial layer is less than the dopant concentration of the second doped lattice matching layer.
  - 11. The method as recited in Claim 9 further including

- forming a third doped lattice matching layer between the first 2 doped lattice matching layer and the doped buried layer and forming 3
- a fourth doped lattice matching layer between the second doped 4
- lattice matching layer and the doped buried layer. 5
- The method as recited in Claim 11 wherein a dopant 12. concentration of the third doped lattice matching layer is greater 2 than the dopant concentration of the first doped lattice matching 3 layer and a dopant concentration of the fourth doped lattice 4 matching layer is greater than the dopant concentration of the 5 Total State State and State of fourth doped lattice matching layer.
- The method as recited in Claim 10 wherein the dopant 13. concentration of the doped substrate ranges from about 1E14 2 = atoms/cm $^3$  to about 1E15 atoms/cm $^3$ , the dopant concentration of the doped buried layer ranges from about 1E19 atoms/cm $^{3}$  to about 1E20 atoms/cm³, and each of the dopant concentrations of the first and second doped lattice matching layers range from about 1E15 atoms/cm3 to about 1E19 atoms/cm3.

6

7

2

3

The method as recited in Claim 8 wherein forming and 14. producing each of the first and second doped lattice matching layers includes forming and producing a dopant gradient wherein a

- dopant concentration of each of the dopant gradients is greater
- 5 adjacent the doped buried layer.
- 15. The method as recited in Claim 8 wherein forming,
  2 creating, producing, and placing, includes forming, creating,
  3 producing, and placing using a chemical vapor deposition process.
- 16. The method as recited in Claim 15 wherein forming,

  creating, producing, and placing using a chemical vapor deposition

  process includes forming, creating, producing, and placing in a

  single deposition chamber.

- 17. A integrated circuit, comprising:
- 2 a doped buried layer located over a doped substrate;
- 3 a doped epitaxial layer located over the doped buried layer;
- 4 a first doped lattice matching layer located between the doped
- 5 substrate and the doped buried layer; and
- a second doped lattice matching layer located between the 6 doped buried layer and the doped epitaxial layer;
- 8 transistors located over the doped epitaxial layer; and
- interconnects located within interlevel dielectric layers 9
- 10 44 located over the transistors, which connect the transistors to form
- an operational integrated circuit.
- 11 the first term of the control of 18. The integrated circuit as recited in Claim 17 wherein dopant concentrations of the first and second doped lattice matching layers are each less than a dopant concentration of the doped buried layer.
- The integrated circuit as recited in Claim 18 wherein a 19. dopant concentration of the doped substrate is less than the dopant 2 concentration of the first doped lattice matching layer and a 3 dopant concentration of the doped epitaxial layer is less than the 5 dopant concentration of the second doped lattice matching layer.

20. The integrated circuit as recited in Claim 17 further including additional active and passive devices.

- A semiconductor device, comprising: 21.
- a co-doped germanium buried layer located over a doped 2
- substrate; 3
- a doped epitaxial layer located over the co-doped germanium 4
- buried layer. 5

- The semiconductor device as recited in Claim 21 wherein 22.
- the co-doped germanium buried layer includes a p-type dopant. 2
- The semiconductor device as recited in Claim 22 wherein Į. 2 2 3 4 the p-type dopant is boron.
  - The semiconductor device as recited in Claim 21 wherein a dopant concentration of the co-doped germanium buried layer ranges from about 1E15 atoms/cm³ to about 1E20 atoms/cm³, a dopant concentration of the doped substrate ranges from about 1E14 atoms/cm3 to about 1E15 atoms/cm3, and a dopant concentration of the doped epitaxial layer ranges from about 1E14 atoms/cm3 to about 1E15 atoms/ $cm^3$ .
- The semiconductor device as recited in Claim 21 wherein 25. the co-doped germanium buried layer has a germanium concentration 2 ranging from about 2E20 atoms/cm3 to about 7E20 atoms/cm3. 3

- 26. The semiconductor device as recited in Claim 21 wherein the co-doped germanium buried layer has a thickness ranging from about 1  $\mu m$  to about 10  $\mu m$ .
- 27. The semiconductor device as recited in Claim 21 wherein the doped substrate, co-doped germanium buried layer, and the doped epitaxial layer collectively have a thickness ranging from about 2  $\mu \rm m$  to about 20  $\mu \rm m$ .

- 28. A method of manufacturing a semiconductor device, 2 comprising:
- forming a co-doped germanium buried layer over a doped 3 substrate; 4
- creating a doped epitaxial layer over the co-doped germanium 5 buried layer. 6
- The method as recited in Claim 28 wherein forming the co-29. doped germanium buried layer includes forming the co-doped 2 germanium layer with a p-type dopant. 3 14
  - The method as recited in Claim 29 wherein the p-type dopant is boron.
  - The method as recited in Claim 28 wherein forming includes forming the co-doped germanium buried layer having a dopant concentration ranging from about 1E15 atoms/cm3 to about atoms/cm³ over the doped substrate having a dopant 1E20 concentration ranging from about 1E14 atoms/cm3 to about 1E15 atoms/cm³, and creating includes creating the doped epitaxial layer having a dopant concentration ranging from about 1E14 atoms/cm3 to about 1E15 atoms/cm<sup>3</sup>.

4

5

6

7

- 32. The method as recited in Claim 28 wherein forming includes forming the co-doped germanium buried layer having a germanium concentration ranging from about 2E20 atoms/cm³ to about 7E20 atoms/cm³.
- 33. The method as recited in Claim 28 wherein forming includes forming the co-doped germanium buried layer having a thickness ranging from about 1  $\mu m$  to about 10  $\mu m$ .

}. **=**♣

- 34. The method as recited in Claim 28 wherein the doped substrate, co-doped germanium buried layer, and the doped epitaxial layer collectively have a thickness ranging from about 2  $\mu m$  to about 20  $\mu m$ .
- 35. The method as recited in Claim 28 wherein forming and creating includes forming and creating using a chemical vapor deposition process.
- 36. The method as recited in Claim 35 wherein forming and creating includes forming an creating in a single deposition chamber.

- 37. An integrated circuit, comprising:
- a co-doped germanium buried layer located over a doped 2
- substrate; 3
- a doped epitaxial layer located over the co-doped germanium 4
- buried layer; 5

- transistors located over the doped epitaxial layer; and 6
- interconnects located within interlevel dielectric layers 7
- located over the transistors, which connect the transistors to form 8
  - an operational integrated circuit. 1.2
    - 38. The integrated circuit as recited in Claim 37 wherein the co-doped germanium buried layer further includes boron.
- 39. The integrated circuit as recited in Claim 37 wherein the co-doped germanium buried layer has a germanium concentration ranging from about 2E20 atoms/cm³ to about 7E20 atoms/cm³. 3<del>[=</del>
- The integrated circuit as recited in Claim 37 further 40. including additional active and passive devices. 2